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Abstract - This paper presents a noise analysis model, 
which allows basic phase noise calculations of a ZA PLL 
fractlonal-N synthesizer. Calculation results on various XA 
orders of multiple architectures, feedback and feedfonvard, 
and on transient process, which provides quick visualization 
of the design methods used to minimize the required settling- 
time, will be presented. 
1. INTRODUCTION 
In contrast to classical integer-N PLL, it is well known 
that a factional-N synthesis greatly increases the 
frequency resolution of the synthesizer without lowering 
the reference frequency. However, by varying the divider 
modulus, phase jitter is produced resulting in spurs at the 
synthesizer output [ I ] .  The method of combining ZA 
modulation and a fractional-N synthesis has been 
introduced to conflict this problem. ZA modulation is a 
noise shaping technique, which modulators generate a 
control sequence with an average density corresponding 
to the desired frequency such that the inherent phase jitter 
is shifted away from baseband to higher frequencies. 
PLLbased synthesis is widely used in cellular 
telephones and communications systems where good 
phase noise is critical [Z]. However, a ZA based 
synthesizer has the negative effect of introducing 
quantisation noise. Simulating the effects of this 
quantisation noise as well as the synthesizer’s dynamic 
response to variations of the ZA input can help evaluate 
stability and characterize the system’s performance. 
Besides phase noise and spurious signals performances, 
an important aspect of PLL design is the required settling- 
time. Requirements are that the synthesizer has to switch 
between bands and settle to another frequency within a 
preset time. The settling-time is fundamentally 
determined by the loop bandwidth. Many loop bandwidth 
enhancement schemes have been reported in literature 
[3,4] in attempting to generate low noise and low spur 
signals while achieve fast settling-time. These adaptive 
PLLs are typically based on increasing the charge pump 
current andor reducing the time constants of the loop 
filter. 
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Agilent EEs of Advanced Design System may consider 
the most popular software for simulating a fractional-N 
PLL [ 5 ] .  An instantaneous realization of its performance 
aspects will be very useful before any time-consuming 
simulation. This paper examines the required settling-time 
of PLL design and its phase noise performance. Using the 
Laplace transform technique, the transient process can 
easily be evaluated. The effects on settling-time by using 
different settings for the loop’s capacitors and for the 
roots ratio of the characteristic polynomial have been 
quantified. The computed results provide quick 
visualization of the design methods used to minimize the 
required settling-time will be presented. A simple model 
for ZA PLL fractional-N synthesizer that allows basic 
analysis of its dynamic and noise performance also has 
been developed. Calculation results on various orders for 
ZA modulators of two commonly used structures, multiple 
feedback and multiple feedforward, illustrate the impact 
of ZA quantisation noise. 
11. BACKGROUND 
A closed-loop ZA fractional-N synthesizer typically 
comprises a phase-frequency detector (PFD), a loop filter 
and a voltage-controlled oscillator (VCO) in the forward 
path, a frequency modulus divider in the feedback path 
and a XA modulator. A PFD is a nonlinear device whose 
output contains the phase difference between the ,two 
oscillating input signals, the reference signal and the 
divided signal. The output of a PFD, the phase error, is 
used as the control voltage for the VCO. The phase error 
is then low pass filtdring through a loop filter. VCO is 
another nonlinear device, which output frequency is 
further divided down to a lower frequency signal by a 
divider. The synthesizer ensures high frequency resolution 
by dithering, dithered between integer values to achieve 
fractional divide ratios. This dithering action is 
accomplished through a ZA modulator. The synthesizer 
ultimately achieves accurate setting of its output 
frequency by locking to the reference frequency. 
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Ill. MODELING OF ZA PLL-BASED SYNTHESIZERS 
A. Fractional-NPLL 
A phase detector executes the PLL locking action by 
comparing the phase of the divided version of the VCO 
output, @,Jk],  and the phase of the reference source, 
to generate an error signal, e(t) = KP{Q,</[k] - 
Qdiv[k]].  The phase detector has a gain of& (Vhd).  
A typical 31d order filter as a function of zero frequency, 
e, and pole frequency, 9, has a transfer function of K F =  
{R2CZ/ R , ( C 2 + C l ) ] . { ~ s + q )  / s(s++)}. The loop filter 
conditions the system's response to the error signal and 
drives the VCO to produce an output signal equal to 2& 
+ 2zKy1Kn(t)dt. Parametersf,, KV and V,#(t) represent the 
free-running frequency, the gain (HdV) and the control 
voltage, respectively. In the phase domain, the Laplace 
transform of the VCO output is Q&) = KoKn(s), or 
equivalently KyKn(s)/s. 
The divider is modeled by relating its output in phase to 
the VCO output by KN{@Jk]  - @,,,[k]],  whereas KN=l/N 
is the divider gain and QJk] is the output of the divider 
accumulation action. By taking the z-transform of @,[kl, 
the accumulator of the divider has a transfer function of 
KA = 2nz-'/(I-z-'). 
B. 22 Modulator 
ZA modulators are the most suitable ADC for low 
frequency, high-resolution applications [ 6 ] .  Many 
topologies have been developed but most are a variation 
of single-stage structure and cascaded structure, as 
described by y(z) = x(z)STF(z) + r(r)NTF(z). The 
modulator passes its input, x(z), to the output,.y(z), along 
with quantisation noise, r(z), that is shaped by the noise 
transfer function, NTF(r). The quanitzation noise is 
assumed white and uniformly distributed between 0 and 1 
so that its spectrum is flat and of magnitude S , Y )  = 1/12. 
A single-stage ZA architecture can further divided into 
multiple feedback and multiple feedforward. The former 
structure has a STF(z) of z* and a NTF(z) of (I-z-')", 
whilst the latter with STF(z)=[(I-z~')"~'+(l-Z')" '...+( 1-2- 
')'+I]/[( I d ) " + (  I-z-')"-'. .+( l-z-') '+l]  and NTF(z)=[( 1-2- 
For cascaded ZA modulators, for examples 3" order 
MASH (multistage noise shaping) architectures like 
MASH 1-1-1 and MASH 1-2, have the same NTF(z) = (1- 
?I)' as the single-stage structure with feedback loops, but 
with a different STF(z) of 1. By combining the results of 
section I11 a generic model of ZA PLL fractional-N 
synthesizer is obtained (See Fig.1). 
' ) " I / [ (  l-z-'y+( l - z y . .  .+(l-z-')1+1]. 
: :  ....................... .~~ ~~~~~~ ~~~~~~ ~~ ...................................... i 
Id Md"I"0r ".!.a,*_ 
Fig. 1. A model for XA PLL fractional-N synthesizers 
IV. PARAMETERIZATION OF ZA PLL-BASED 
SYNTHESIZER 
A. Dynamic and Noise Analysis Model 
The PLL loop operates on various noise sources, as 
tabulated in Table 1. The magnitude of the loop transfer 
function squared, p(nf, multiplied by the phase noise of 
the source, S,i.(/), provides the output phase noise power 
of that source, S,,,y), at the output of the loop. 
Calculation of the output phase noise power for some 
noise sources however is complicated by the fact that both 
discrete-time and continuous-time signals are presented. 
Since the noise sources appear in different circuit nodes 
throughout the loop, the frequency response of loop 
transfer function between each source and the output will 
be different. It can also be seen from Table I that a base 
function that provides a simple description of all the loop 
TABLE I 
LOOP TRANSFER FUNCTION OF THE EA PLL FOR VARIOUS NOISE SOURCES 
I Noise I Forward I Feedback I LOOD I Eauivalent Loop I 
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transfer functions of interest is described by A(s)  = GH(s) 
1 [I+GH(s)l, 
A(s )  =K,K&, /(sN+K,K,K,) ( I )  
By superposition the results tabulated in Table I, it is 
possible to power sum the effects of all the individual 
noise sources. Fig.2 shows the parameterized model of a 
ZA PLL for dynamic response and noise calculations. 
VCO noise is high-passed filtered by the PLL dynamics, 1 
- A V ) ,  whilst the other noises are low-passed filtered by 
the PLL dynamics, A m .  
Fig. 2. 
for noise calculations 
B. Transient Process Analysis 
By letting U = u d q  and V = w J q  the open-loop gain, 
with an open-loop cut-off frequency of a,, can be defined 
as GH(s) = (@*/s2)(sU + qU/V)  / (sV + U$). Then, the 
characteristic equation, CE = I+GH(s), can he derived 
that s3 + s2(@U/V) + s(o;'U/V) + (a3U/V') = 0. By 
solving the parameter U further with the pole and zero 
frequencies yields U = C2/C3+I. The roots of the 
characteristic equation become the closed-loop poles of 
the overall transfer function. On the s-plane, these roots 
are typically s, = a and s2 = b + jyand s3 = b - jywith a 
polynomial (s - a ) ( (  s - b)? + 13). Equalizing coefficients in 
this polynomial and the CE, and following by solving the 
obtained equations simultaneously yields 
Parameterized model of a XA fractional-N synthesizer 
V = 2 a ( C 2 / C ,  + l ) ~ / [ ( 1 + 2 a ) ~ ( C 2 / C ,  - fa ) ]  (2) 
where a i s  the ratio between b and a .  for O< a 51 
TABLE 11 
PHASE NOISE COEFFICIENTS FOR THE THREE DIFFERENT NOISE SOURCES 
ko ki k3 
(white phase) ( f '  flicker phase) (r2 white FM) ( f 3  flicker FM) 
Reference-oscillator -158dBJHz -127dB JHz -98.5dBJHz -78.2dBJHz 
Main-divider -1 55dBJHZ -125dBJHz 
vco -155dBJHz -30dBJHz 7dBJHz 
The transient process is obtained by computing the 
inverse Laplace transform of 4f { s ) / [  I+GH(s)]. The 
parameter AJ(s) represents the frequency step function at 
the PFD input in the complex domain. The settling-time, 
t,, in turn depends on the normalized settling-error, ,O = 
e/AJ, whereas e is the error signal (residual error). 
v .  RESULTS 
A. Phase Noise 
Four noise sources are used in here to demonstrate the 
effectiveness of the parameterized noise model shown in 
Fig.2, which include reference-oscillator, main-divider, 
VCO and ZA modulator. The ZA PLL-based synthesizer 
consists of a PFD with Kp of O.SV/rad, an active 
integrator, a VCO with Kv of I O M W ,  and a feedback 
division ratio of IO'. The overall phase noise output is 
computed through the use of the phase noise coefficients 
k, that were reported in reference [2], for a commercial 
IOMHz crystal oscillator, a main-divider, and a VCO. It 
was reported that these coefficients, as tabulated in Table 
11, were experimentally determined using asymptotic lines 
with various slopes to approximate the noise plot from a 
given manufacturer's data sheet. For the quantisation 
phase noise, a 2" order ZA modulator of multiple 
feedback stmcture rejects the noise by 40dB/decade. 
The total phase noise along with the four contributors 
that make up the overall noise is shown in Fig.3. The 
overall noise power in the PLL output is a function of its 
bandwidth. The influence of oscillator noise and main- 
divider noise dominate at low frequencies, whilst VCO 
and ZA quantisation noise dominate at high frequencies. 
Figd demonstrates the impact of ZA quantisation noise on 
a conventional PLL's noise performance. It is clearly seen 
that a ZA PLL-based synthesizer has a dramatic effect on 
the overall phase noise at high frequencies. High-pass 
filtering of this quantisation noise can be achieved 
through higher order ZA modulators, which consequently 
improve the signal to quantisation noise in the baseband. 
In comparison between a single-stage ZA modulator of 
multiple feedforward and of multiple feedforward, the 
former structure attempts to further improve the process 
of noise shaping than the latter. 
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Fig. 5 .  Normalized settling-time against CzIC, for various a 
Mer Fmqumri Mz) 
Fig. 3. Overall phase noise and its contributors 
-m I 
Fig. 4. Overall phase noise for a conventional PLL, XA PLL- 
based of feedback and feedfonvard structures with various orders 
B. Settling-Time & Bandwidth 
Fig.5 shows the simulation results for various b-to4 
ratios (a), for ,B =IO5. They are described by the change 
in normalized settling-time, t & & ,  as a function of Cz/C,. 
The cut-off frequency determines approximately the 
closed-loop bandwidth. From Fig5 it is observed that the 
case with a = 1.0 (b = a )  ensures the shortest settling- 
time, for the range 4 . X  C2/C, <l.l. Moreover, the 
minimal normalized transient-time become more 
distinguishable as a increases in value. As it is expected 
that the higher the relative settling-enor ,B the faster the 
settling-time is required. Fig.5 provides a quick 
visualization of the design methods used to minimize the 
required settling-time. For example, a loop filter with 
Cz/C3 of value 6.65 and a cut-off frequency of IMradls, a 
near minimal settling-time of 4 2 p  is required, for a = 
1.0 and ,L3 =IO”. It is noted that Eq(2) indicates an 
approximation for the settling-time, although it does not 
ensure the exact global minimum. 
VI. CONCLUSION 
In this paper, a general model for XA PLLbased 
synthesizers has been developed. The model was obtained 
by simply incorporating a EA modulator model into a 
PLL. The PLL model was shown best to describe by a 
base transfer function Ay),  and was then parameterized 
by Ay),  which further simplifies phase noise calculations. 
This was used to illustrate the effect of ZA quantisation 
noise. The multiple feedforward structure was shown to 
provide better noise shaping at high frequencies than the 
multiple feedback structure of the same XA modulator’s 
order. A quantitative feels for a near minimal settling-time 
of PLL design also has been presented, which further 
comforts the problem of loop bandwidth enhancement. 
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